![](https://assets.cambridge.org/97805214/26725/cover/9780521426725.jpg)
- Cited by 7
-
Cited byCrossref Citations
This Book has been cited by the following publications. This list is generated based on data provided by Crossref.
Brown, A.D. Nichols, K.G. and Zwolinski, M. 1996. Issues in the design of a logic simulator: element modelling for efficiency. IEE Proceedings - Circuits, Devices and Systems, Vol. 143, Issue. 1, p. 21.
Burns, C. 1996. An architecture for a verilog hardware accelerator. p. 2.
Hering, K. Runger, G. and Trautmann, S. 2001. Modular construction of model partitioning processes for parallel logic simulation. p. 99.
O'Donnell, J. 2002. Overview of hydra: a concurrent language for synchronous digital circuit design. p. 9 pp.
Nishino, S. and Ohshima, K. 2004. Possibility of VLSI board fault diagnosis using adaptive image restoration to the thermography. p. 399.
Sadat, Anwar 2005. A Compiler Driven Simulation Technique for the Analysis of Digital Logic Circuit. Journal of Applied Sciences, Vol. 5, Issue. 8, p. 1466.
Wang, L. Olbrich, M. Barke, E. Buchner, T. and Buhler, M. 2009. Fast dynamic power estimation considering glitch filtering. p. 361.
- Publisher:
- Cambridge University Press
- Online publication date:
- June 2012
- Print publication year:
- 1993
- Online ISBN:
- 9781139170376