Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
Hoefflinger, Bernd
2011.
Chips 2020.
p.
37.
Wang, Jue
Svec, Jiri
and
Peat, Maurice
2011.
The Information Content of Ratings: An Analysis of Australian CDS Spreads.
SSRN Electronic Journal,
Núñez, Juan
Avedillo, María J.
and
Quintana, José M.
2013.
Novel pipeline architectures based on Negative Differential Resistance devices.
Microelectronics Journal,
Vol. 44,
Issue. 9,
p.
807.
Nunez, J.
Avedillo, M.J.
and
Quintana, J.M.
2013.
Novel Dynamic Gate Topology for Superpipelines in DSM Technologies.
p.
280.
Nunez, Juan
Avedillo, Maria J.
and
Quintana, Jose M.
2014.
Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
Vol. 22,
Issue. 10,
p.
2238.
Nunez, Juan
Avedillo, Maria J.
and
Quintero, Hector J.
2014.
DOE based high-performance gate-level pipelines.
p.
1.
Yuzhaninov, Viacheslav
Levi, Itamar
and
Fish, Alexander
2015.
Design Flow and Characterization Methodology for Dual Mode Logic.
IEEE Access,
Vol. 3,
Issue. ,
p.
3089.
Quintero, Hector J.
Avedillo, Maria J.
and
Nunez, Juan
2015.
Improving robustness of dynamic logic based pipelines.
p.
1.
Tena-Sanchez, Erica
Acosta, Antonio J.
and
Nunez, Juan
2016.
Secure cryptographic hardware implementation issues for high-performance applications.
p.
76.
Levi, Itamar
and
Fish, Alexander
2021.
Dual Mode Logic.
p.
25.
Levi, Itamar
and
Fish, Alexander
2021.
Dual Mode Logic.
p.
115.
Levi, Itamar
and
Fish, Alexander
2021.
Dual Mode Logic.
p.
1.