Part 1 - Formal methods and verification
Published online by Cambridge University Press: 06 November 2009
Summary
This part describes three different approaches to the use of formal methods in the verification and design of systems and circuits.
Chapter 2 describes the stages involved in the verification of a counter using a mechanized theorem prover.
The next chapter describes a mathematical model of synchronous computation within which formal transformations which are useful in the design process can be defined.
Chapter 4 describes verification in a different framework – that of the algebra of communicating processes.
- Type
- Chapter
- Information
- Theoretical Foundations of VLSI Design , pp. 63 - 64Publisher: Cambridge University PressPrint publication year: 1990