Skip to main content Accessibility help

We use cookies to distinguish you from other users and to provide you with a better experience on our websites. Close this message to accept cookies or find out how to manage your cookie settings.

Close cookie message
×
  1. Home
  2. Search

Refine search

Refine search

Access:
Content type:
Publication date:
Apply   From and To filters
Subject: Show more
Journals Show more
Publishers: Show more
Societies Show more
Series: Show more
Collections: Show more

Actions for selected content:

Select all | Deselect all
  • View selected items
  • Export citations
  • Download PDF (zip)
  • Save to Kindle
  • Save to Dropbox
  • Save to Google Drive

Save Search

You can save your searches here and later view and run them again in "My saved searches".

Please provide a title, maximum of 40 characters.
Cancel
×

1 results

  • 6 - Electrical-Link Receiver Front-Ends

  • Glenn Cowan, Concordia University, Montréal
  • Book:
    Mixed-Signal CMOS for Wireline Communication
    Published online:
    05 December 2024
    Print publication:
    12 December 2024, pp 148-178

  • Summary

    Beginning with a discussion of receiver metrics, this chapter discusses electrical-link receiver implementation by first considering input termination and ESD capacitance mitigation. The receiver front-end has two main jobs. The first is to amplify the signal to levels that can be captured by a decision circuit and the second is to remove enough ISI such that low BER detection is possible. With the types of receive-side equalization already described at the system level in Chapter 4, this chapter focuses on their transistor-level implementation. Both CML and inverter-based circuits are presented.