Hostname: page-component-78c5997874-mlc7c Total loading time: 0 Render date: 2024-11-16T18:00:47.126Z Has data issue: false hasContentIssue false
  • English
  • Français

The Effect of Microstructure and Processing Procedures on the Resistivity of Co-Sputtered W-Si Layers on GaAs Substrates

Published online by Cambridge University Press:  25 February 2011

S. Carter ,
A. E. Staton-Bevan ,
D. A. Allan  and
J. Herniman
S. Carter
Affiliation:
Dept. of Materials, Imperial College, London SW7 2AZ, U.K;
A. E. Staton-Bevan
Affiliation:
Dept. of Materials, Imperial College, London SW7 2AZ, U.K;
D. A. Allan
Affiliation:
British Telecom Research Laboratories, Nartleshan Heath, Ipswich, IP5 7RE, U.K.
J. Herniman
Affiliation:
British Telecom Research Laboratories, Nartleshan Heath, Ipswich, IP5 7RE, U.K.
Get access

Abstract

The relationship between microstructure, composition, resistivity and processing procedures of W-Si layers on (100) GaAs was examined for both “as deposited” specimens and specimens annealed at temperatures between 100°C and 1000°C. TEM, EDAX, SIMS, AUGER and four point probe resistivity measurements were employed.

The layers, exhibiting a columnar growth structure typical of sputter deposition, are amorphous below ≈ 800°C. At 700°C, the formation of pits, attributed to the outdiffusion of Ga and As into the W-Si layer, is observed at the W-Si/GaAs interface. The Ga and As outdiffusion was confirmed for temperatures above 700°C. The layers annealed between 800°C and 1000°C consist of a polycrystalline mixture of αW, βW and W5Si3 with coarse particles, thought to be W5Si3 precursors, formed along the W-Si/GaAs interface and protruding into the substrate. As the frequency of these protrusions increases with increasing temperature, the resistivity of the W-Si layers decreases.

Both the composition and the resistivity of the W-Si thin films are affected by the processing procedure. The Si/W ratio of the W-Si thin films decreases whilst their resistivity significantly increases as a result of etching away the Si3N4 capping layer using HF. It is thought that this is due to the removal of Si-oxides formed within the layer during the W and Si sputtering. The decrease in the Si/W ratio and the increase in resistivity are not observed if an A1N capping layer is used.

Type
Articles
Information
MRS Online Proceedings Library (OPL) , Volume 181: Symposium B – Advanced Metallizations in Microelectronics , 1990 , 339
Copyright
Copyright © Materials Research Society 1990

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Yokoyama, N., Ohnishi, T., Onodera, H., Shinoki, T., Shibatomi, T. and Ishikawa, H: IEEE International Solid-State Circuit Conf., Digest of Tech. Papers, vol.XXVI. 44, 1983Google Scholar
[2] Kanamori, M., Nagai, K. and Nozaki, T: IEEE GaAs IC Symp. Tech. Digest, 49, 1985Google Scholar
[3] Kotera, N., Shigeta, J., Ueyanagi, K., Miyazaki, M., Yanazawa, H., Imamura, Y., Tanaka, H. and Hashimoto, N: IEEE GaAs IC Symp. Tech. Digest, 41, 1985Google Scholar
[4] Allan, D.A., Ng, T.K. and Gilbert, M.J: Proc. ESSDER Conf., Bologna, Italy, 801, 1987Google Scholar
[5] Allan, D.A. and Sullivan, P.J: U.K. Patent Application No. A23584 and A23741Google Scholar
[6] Thornton, J.A: J. Vac. Sci. Technol., A4(6), 3059, 1986CrossRefGoogle Scholar
[7] Lahav, A.G., Wu, C.S. and Baiocchi, F.A: J. Vac. Sci. Technol., B6(6), 1785, 1988CrossRefGoogle Scholar
[8] Takatani, S., Matsuoka, N., Shigeta, J. and Hashimoto, N: J.Appl. Phys., 61(1) 220, 1987CrossRefGoogle Scholar
[9] Smits, F.M: Bell Syst. Tech. J., 37, 711, 1958CrossRefGoogle Scholar
[10] Carter, S. and Staton-Bevan, A.E: Inst. Phys. Conf. Ser. No.100: Section 8, 683–688, Paper presented at Microsc. Semicond. Mater. Conf., Oxford, 10–13 April, 1989Google Scholar