Hostname: page-component-586b7cd67f-dlnhk Total loading time: 0 Render date: 2024-11-26T23:39:32.919Z Has data issue: false hasContentIssue false

Two-dimensional carrier profiling of advanced sub-micron silicon devices using Scanning Capacitance Microscopy

Published online by Cambridge University Press:  02 July 2020

Atul. A. Konkar
Affiliation:
Process and Materials Characterization Laboratory, Motorola, M360, 2200 W Broadway Road, Mesa, AZ85202
Wei Chen
Affiliation:
Process and Materials Characterization Laboratory, Motorola, M360, 2200 W Broadway Road, Mesa, AZ85202
Kari Noehring
Affiliation:
Process and Materials Characterization Laboratory, Motorola, M360, 2200 W Broadway Road, Mesa, AZ85202
Get access

Extract

With the continuing push for reduction in the device dimensions into the deep sub-u,m dimensions, the critical need for physical and electrical characterization on this sub-μ,m scale is evident. The National Technology Roadmap has identified need for two-dimensional (2D) dopant/carrier profiling with a spatial resolution of 10 nm. Though current techniques used for dopant profiling such as secondary ion mass spectroscopy (SIMS) and spreading resistance profiling (SRP) have a high sensitivity, these offer good resolution only in the depth direction. The spatial resolution in the lateral direction in these techniques is limited to several tens or hundreds of microns. To acheieve the required lateral spatial resolution different scanning probe based techniques have been explored. One of the most promising of these class of techniques is scanning capacitance microscopy (SCM). In SCM a conductive atomic force microscope (AFM) probe tip is scanned across the surface and simultaneously an a.c. bias is applied between the tip and the sample.

Type
Scanned Probe Microscopy: Much More Than Just Beautiful Images
Copyright
Copyright © Microscopy Society of America

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 4300 Stevens Creek Blvd., Suite 271, San Jose, CA 95129Google Scholar

2. Diebold, A.C.,Kump, M., Kopanski, J.J., and Seiler, D.G., J. Vac. Sci. Technol. B 14, 196 (1996)CrossRefGoogle Scholar